

# Mockingbird-N/V 14/15\_ICL & Hellcat 14/15\_ICL Schematic

2019-09-17  
REV : SA

*DY : None Installed*  
*UMA: Unified Memory Architecture*  
*OPS: Optimal Playable Settings*

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size  
A4

Document Number


**MOCKINGBIRD\_ICL**

Rev  
**SA**

Date: Tuesday, September 17, 2019

Sheet 1 of 106

# Mockingbird N/V/HellCat CML Block Diagram



# Main Func = CPU


[24] PECT\_CPU <<<>>>  
[22,24,44,46] PROCHOT#\_CPU <<<>>>

[99] CPU\_JTAG\_TCK <<<>>>  
[99] CPU\_JTAG\_TDI <<<>>>  
[99] CPU\_JTAG\_TDO <<<>>>  
[99] CPU\_JTAG\_TMS <<<>>>  
[99] CPU\_JTAG\_TRST# <<<>>>  
[99] PCH\_JTAG\_TCK <<<>>>  
[99] CPU\_JTAG\_PRDY# <<<>>>  
[99] CPU\_JTAG\_PREQ# <<<>>>  
[15,99] DBG\_PMODE <<<>>>


[15] GPP\_E6 <<<>>>  
[15] GPP\_H2 <<<>>>

[55] TOUCH\_PANEL\_PD# >>>  
[55] TOUCH\_PANEL\_DET# >>>


[24,65] TOUCHPAD\_INTR# >>>



TPAD14-OP-GP  
TP301



1: non touch  
0: touch






H\_CATERR# J4  
PECT\_CPU CD5  
PROCHOT#\_CPU\_R C3  
THERMTRIP#\_CPU E3

CPU\_POPI\_RCOMP CJ41  
PCH\_OPI\_RCOMP DU3  
EDRAM\_OPIO\_RCOMP A14  
CPU\_EOPIO\_RCOMP B14

DBG\_PMODE DL15

GPP\_E3 DV11  
TOUCH\_PANEL\_PD# DT11  
TOUCH\_PANEL\_INTR# CR38  
TOUCH\_PANEL\_DET# CR39

GPP\_E6 DT12  
GPP\_H2 DJ38  
DL38



www.teknisi-indonesia.com

<Core Design>



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (THML/JTAG)**

Size A4 Document Number **MOCKINGBIRD\_ICL** Rev SA

Date: Tuesday, September 17, 2019 Sheet 3 of 106

# Main Func = CPU

[55] eDP\_TX\_CPU\_N0 <<<<—  
[55] eDP\_TX\_CPU\_P0 <<<<—  
[55] eDP\_TX\_CPU\_N1 <<<<—  
[55] eDP\_TX\_CPU\_P1 <<<<—

## eDP

[55] eDP\_AUX\_CPU\_N <<<<—  
[55] eDP\_AUX\_CPU\_P <<<<—  
[24] L\_BKLT\_EN <<<<—  
[55] EDP\_VDD\_EN <<<<—  
[55] L\_BKLT\_CTRL <<<<—  
[55] eDP\_HPD\_CPU >>>>—

## HDMI

[57] HDMI\_DDI\_TX\_P0 <<<<—  
[57] HDMI\_DDI\_TX\_N0 <<<<—  
[57] HDMI\_DDI\_TX\_P1 <<<<—  
[57] HDMI\_DDI\_TX\_N1 <<<<—  
[57] HDMI\_DDI\_TX\_P2 <<<<—  
[57] HDMI\_DDI\_TX\_N2 <<<<—  
[57] HDMI\_DDI\_TX\_P3 <<<<—  
[57] HDMI\_DDI\_TX\_N3 <<<<—  
[57] CPU\_DISP\_HPDB >>>>—  
[57] CPU\_DPB\_CTRL\_CLK <<<<—  
[57] CPU\_DPB\_CTRL\_DATA <<<<—

## DP for Type-C Mux

[73] DP2\_DDI\_TX\_P0 >>>>—  
[73] DP2\_DDI\_TX\_N0 >>>>—  
[73] DP2\_DDI\_TX\_P1 >>>>—  
[73] DP2\_DDI\_TX\_N1 >>>>—  
[73] DP2\_DDI\_TX\_P2 >>>>—  
[73] DP2\_DDI\_TX\_N2 >>>>—  
[73] DP2\_DDI\_TX\_P3 >>>>—  
[73] DP2\_DDI\_TX\_N3 >>>>—

## DisplayPort AUX

[73] DP2\_AUX\_CPU\_P <<<<—  
[73] DP2\_AUX\_CPU\_N <<<<—

[76] DGPU\_HOLD\_RST# <<<<—

[72,73] DP1\_HPD\_CPU >>>>—

[15] GPP\_D12 >>>>—

[15] GPP\_D10 >>>>—


[65] KB\_DET# >>>>—

[66] USB\_OC1# >>>>—







## HDMI

[15] TBT\_LSx0\_RXD <<<<—


[15] TBT\_LSx1\_RXD <<<<—



NOTE:  
"eDP\_HPD\_CPU"  
"eDP\_VDDEN\_CPU"  
PD 100K to LCD side



Add RTC Gen 9 reset circuit\_20170814  
leakage issue



<Core Design>



**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (DDI/EDP/TBT/TPC)



Size A3 Document Number MOCKINGBIRD\_ICL Rev SA

Date: Tuesday, September 17, 2019 Sheet 4 of 106




## Channel A



## Channel B



## DDR4 ball type: Non-Interleaved Type





-Core Design-

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,  
Taipei Hsin 211, Taiwan, R.O.C.

File CPU (DDR)  
Size Document Number  
A2 MOCKINGBIRD ICL Rev. SA  
Date: Tuesday, September 17, 2019 Sheet 6 of 108

PCI EXPRESS STATIC LANE REVERSAL FOR ALL PEG PORTS	
CFG2	1: (DEFAULT)NORMAL OPERATION; 0: LANE REVERSAL
DISPLAY PORT PRESENCE STRAP	
CFG4	0: ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT 1: DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT
PCIE PORT BIFURCATION STRAPS	
CFG[6:5]	11: DEVICE1 FUNTION 1, DEVICE 1 FUNCTION2 DISABLED 10: DEVICE1 FUNCTION1 ENABLED DEVICE1 FUNCTION 2 DISABLED 01: DEVICE 1 FUNCTION 1 DISABLED, DEVICE 1 FUNCTION 2 ENABLED 00: DEVICE 1 FUNCTION 1 ENABLED, DEVICE 1 FUNCTION 2 ENABLED



## Platform Workaround:

- Pull-up CFG[0, 1, 3, 8, 9, 10, 12, 13] signals to VCCIO\_OUT
- Different configuration options:
  1. Add 1K Ohm pull-up resistors to each of the CFG[0, 1, 3, 8, 9, 10, 12, 13] signals
  2. Tie all eight CFG[0, 1, 3, 8, 9, 10, 12, 13] signals together with a single 100 Ohm pull-up resistor; only use this option when CFG signals are not routed to MIPI60 debug connector
  3. Use 270 Ohm resistor to pull up 3 or 4 CFG signals together through a single resistor, and/or 470 Ohm resistor to pull up 2 CFG signals through a single resistor; only use this option when CFG signals are not routed to MIPI60 debug connector

Table 5-76. CFG Signals Functionality and Termination


CFG	Description	Termination	Resistor
CFG0	CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted: — 1 = (Default) Normal Operation; No stall. — 0 = Stall.	Pull Up	1K Ohm
CFG1,8,9,10,12,13	RSVD	Pull Up	1K Ohm
CFG2,3,5,6,7,11,14,15	RSVD	No termination	N/A
CFG4	CFG[4]: eDP enable: — 1 = Disabled. — 0 = Enabled.	Pull Down	1K Ohm

**Note:** Refer Chapter 13, "Platform Debug and Test Hooks" for debug connectivity guidelines.


<Core Design>

Main Func = CPU


[46] SVID\_ALERT#\_CPU <<< <<< <<<  
[46] SVID\_CLK\_CPU <<< <<< <<<  
[46] SVID\_DATA\_CPU <<< <<< <<<  
[46] VCCCORE\_SENSE <<< <<< <<<  
[46] VSSCORE\_SENSE <<< <<< <<<




## SVID DATA



## SVID ALERT




## SVID CLOCK



Layout note:

3.Length matchin 25mil, and close SOC in 2inch "



### Layout Note:

1. Place close to CPU
2. VCC\_SENSE/ VSS\_SENSE impedance=50 ohm
3. Length match<25mil

<Core Design>




Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VCCIN/VID)	
Size	Document Number	Rev		
A4		MOCKINGBIRD_ICL		SA
Date: Tuesday, September 17, 2019		Sheet	7	of 106

# Main Func = CPU



<Core Design>



**Wistron Corporation**


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (VDDQ/VCC/VCCST/VCCSTG)**

Size A4	Document Number <b>MOCKINGBIRD_ICL</b>	Rev <b>SA</b>
------------	---	------------------

Date: Tuesday, September 17, 2019 Sheet 8 of 106

## Main Func = CPU



## Decoupling Requirements for Ice Lake U Processor for VCCIN

Domain	Backside cap	Primary side cap	Placement guideline <sup>2</sup>
VCCIN	4x 1uF 0402		Place as close as possible to CP33, and CT33.
	2x 1uF 0402		Place closest possible to CA36 *Place for ICL U43e only.
	1x 1uF 0402		Place as close as possible to BU10 *Place for ICL U43e only.
		2x 10uF 0402	Place as close as possible to each U1 and AB1.
		4x 22uF 0603	Place closest possible to package near heat sink mounting hole.
		6x 22uF 0603	Place closest possible to package along the plane breakout as in Figure 10-5.
		2x 22uF 0603	Place closest possible to package along the plane breakout as in Figure 10-5. *Place for ICL U43e only.
		1x 47uF 0805	Place closest possible to package along the plane breakout. *Place for ICL U43e only.
		3x 47uF 0805	Place closest possible to package near heat sink mounting hole.
		1x 47uF 0805	Place closest possible to package near heat sink mounting hole. *Place for ICL U43e only.
		2x 330uF 7343	Refer to the placement guideline in Figure 10-5.



## Decoupling Requirements for Ice Lake U Processor for VCCIN\_AUX


Domain	Backside cap	Primary side cap	Placement guideline <sup>2</sup>
VCCIN_AUX	12x 10uF 0402		Place them as directly below the BGAs as possible .
	7x 0402 (placeholder)		
		6x 22uF 0603	Place them close to VR.
		4x 0603 (placeholder)	
		1x 47uF 0805	Place them as close to the VR as possible.
		5x 0805 (placeholder)	
		2x 330uF 7343	Place them close to VR.
		12x 10uF 0402	Place them close to the BGAs on the primary side.
		7x 0402 (placeholder)	

### Notes:

- Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source.
- Refer to the Figure 10-6 for decoupling capacitor placements.

<Core Design>


# Main Func = CPU



Decoupling Requirements for Ice Lake U Processor for VCC1P8A

Domain	Backside cap	Primary side cap	Placement guideline <sup>2</sup>
VCC1P8A		1x 10uF 0402	Place as close to BGA as possible.
		1x 0603 (placeholder)	Place this post power gate path to BGA.


Notes:  
1. Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source.  
2. Refer to the Figure 10-9 for decoupling capacitor placements.



Decoupling Requirements for Ice Lake U Processor for VCCPLL\_OC

Domain	Backside cap	Primary side cap	Placement guideline <sup>2</sup>
VCCPLL_OC		1x 1uF 0402	Place as close as possible to the package.
		1x 0402 (placeholder)	


Notes:  
1. Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source.  
2. Refer to the Figure 10-12 for decoupling capacitor placements.



Decoupling Requirements for Ice Lake U Processor for VCCPLL

Domain	Backside cap	Primary side cap	Placement guideline <sup>2</sup>
VCCPLL		1x 1uF 0402	Place as close to the package as possible.
		1x 0402 (placeholder)	


Notes:  
1. Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source.  
2. Refer to the Figure 10-14 for decoupling capacitor placements.



Decoupling Requirements for Ice Lake U Processor for VCCST

Domain	Backside cap	Primary side cap	Placement guideline <sup>2</sup>
VCCST		1x 1uF 0402	Place as close to the package as possible.
		1x 0402 (placeholder)	


Notes:  
1. Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source.  
2. Refer to the Figure 10-16 for decoupling capacitor placements.



Decoupling Requirements for Ice Lake U Processor for VCCSTG

Domain	Backside cap	Primary side cap	Placement guideline <sup>2</sup>
VCCSTG		1x 1uF 0402	Place as close to the package as possible.
		1x 0402 (placeholder)	


Notes:  
1. Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source.  
2. Refer to the Figure 10-18 for decoupling capacitor placements.



Decoupling Requirements for Ice Lake U Processor for VDDQ

Domain	Backside cap	Primary side cap	Placement guideline <sup>3</sup>
VDDQ	6x 1uF 0402		Place on the back side of the SoC, as close as possible to the vias that connect to the outer row of BGA pins. Locate the capacitor such that the trace length from the GND via to the pad is minimized, and maximize the width of this trace.
	2x 10uF 0402		Place on the back side of the SoC, as close as possible to the vias that connect to the outer row of BGA pins. Locate the capacitor such that the trace length from the GND via to the pad is minimized, and maximize the width of this trace.
	3x 0402 (placeholder)		Place on the back side of the SoC, as close as possible to the vias that connect to the outer row of BGA pins. Locate the capacitor such that the trace length from the GND via to the pad is minimized, and maximize the width of this trace.
	2x 22uF 0603		Place after the TOP DDR signal breakout. These should not be omitted on SODIMM designs, and can be removed only in Memory Down designs when the following conditions are met: 1) DRAM's are soldered down, so their decoupling is shared with the SoC. 2) DRAM's and SoC VDDQ plane copper is shared between both directly (no shorting resistors, pads or similar in the middle). 3) DRAM's are placed close to the SoC allowing that at least 5x10uF capacitors of the DRAM decoupling is within a 30mm radius from SoC Edge.
	1x 0603 (placeholder)		Place after the TOP DDR signal breakout.

Notes:  
1. Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source.  
2. Refer to the Figure 10-10 for decoupling capacitor placements.



<Core Design>



Title			CPU (Power Cap2)	
Size A3	Document Number	MOCKINGBIRD_ICL		Rev SA
Date: Tuesday, September 17, 2019	Sheet	11	of	106






Main Func  
= MEMORY

M.B.A0 [5]  
M.B.A1 [5]  
M.B.A2 [5]  
M.B.A3 [5]  
M.B.A4 [5]  
M.B.A5 [5]  
M.B.A6 [5]  
M.B.A7 [5]  
M.B.A8 [5]  
M.B.A9 [5]  
M.B.A10 [5]  
M.B.A11 [5]  
M.B.A12 [5]  
M.B.A13 [5]  
M.B.A14 [5]  
M.B.A15 [5]  
M.B.A16 [5]  
M.B.BA0 [5]  
M.B.BA1 [5]  
M.B.BG0 [5]  
M.B.BG1 [5]  
M.B.CLK0 [5]  
M.B.CLK9 [5]  
M.B.CLK1 [5]  
M.B.CLK4 [5]  
M.B.CKE0 [5]  
M.B.CKE1 [5]  
M.B.CS0 [5]  
M.B.CS1 [5]  
M.B.DIMB\_ODT0 [12,18]  
M.B.DIMB\_ODT1 [12,18]  
PCH\_SMBDATA [12,18]  
PCH\_SMBCLK [12,18]  
DDR4\_DRAMRST# [5,12,13]  
M.B.ACT\_N [5]  
M.B.ALERT\_N [5]  
M.B.PARITY [5]  
V.SM\_VREF\_CNTB [5]



M.B.DQ0 [5]  
M.B.DQ1 [5]  
M.B.DQ2 [5]  
M.B.DQ3 [5]  
M.B.DQ4 [5]  
M.B.DQ5 [5]  
M.B.DQ6 [5]  
M.B.DQ7 [5]  
M.B.DQ8 [5]  
M.B.DQ9 [5]  
M.B.DQ10 [5]  
M.B.DQ11 [5]  
M.B.DQ12 [5]  
M.B.DQ13 [5]  
M.B.DQ14 [5]  
M.B.DQ15 [5]  
M.B.DQ16 [5]  
M.B.DQ17 [5]  
M.B.DQ18 [5]  
M.B.DQ19 [5]  
M.B.DQ20 [5]  
M.B.DQ21 [5]  
M.B.DQ22 [5]  
M.B.DQ23 [5]  
M.B.DQ24 [5]  
M.B.DQ25 [5]  
M.B.DQ26 [5]  
M.B.DQ27 [5]  
M.B.DQ28 [5]  
M.B.DQ29 [5]  
M.B.DQ30 [5]  
M.B.DQ31 [5]  
M.B.DQ32 [5]  
M.B.DQ33 [5]  
M.B.DQ34 [5]  
M.B.DQ35 [5]  
M.B.DQ36 [5]  
M.B.DQ37 [5]  
M.B.DQ38 [5]  
M.B.DQ39 [5]  
M.B.DQ40 [5]  
M.B.DQ41 [5]  
M.B.DQ42 [5]  
M.B.DQ43 [5]  
M.B.DQ44 [5]  
M.B.DQ45 [5]  
M.B.DQ46 [5]  
M.B.DQ47 [5]  
M.B.DQ48 [5]  
M.B.DQ49 [5]  
M.B.DQ50 [5]  
M.B.DQ51 [5]  
M.B.DQ52 [5]  
M.B.DQ53 [5]  
M.B.DQ54 [5]  
M.B.DQ55 [5]  
M.B.DQ56 [5]  
M.B.DQ57 [5]  
M.B.DQ58 [5]  
M.B.DQ59 [5]  
M.B.DQ60 [5]

M.B.DQS\_DN0 [5]  
M.B.DQS\_DN1 [5]  
M.B.DQS\_DN2 [5]  
M.B.DQS\_DN3 [5]  
M.B.DQS\_DN4 [5]  
M.B.DQS\_DN5 [5]  
M.B.DQS\_DN6 [5]  
M.B.DQS\_DN7 [5]

M.B.DQS\_DP0 [5]  
M.B.DQS\_DP1 [5]  
M.B.DQS\_DP2 [5]  
M.B.DQS\_DP3 [5]  
M.B.DQS\_DP4 [5]  
M.B.DQS\_DP5 [5]  
M.B.DQS\_DP6 [5]  
M.B.DQS\_DP7 [5]



M.B.DQ[56:63]  
M.B.DQ[48:55]  
M.B.DQ[32:39]  
M.B.DQ[40:47]  
M.B.DQ[16:23]  
M.B.DQ[0:7]  
M.B.DQ[24:31]  
M.B.DQ[8:15]










VSS [99]  
VSS [102]  
VSS [106]  
VSS [107]  
VSS [167]  
VSS [171]  
VSS [172]  
VSS [176]  
VSS [181]  
VSS [184]  
VSS [188]  
VSS [192]  
VSS [193]  
VSS [197]  
VSS [201]  
VSS [202]  
VSS [205]  
VSS [206]  
VSS [209]  
VSS [210]  
VSS [213]  
VSS [217]  
VSS [218]  
VSS [222]  
VSS [223]  
VSS [226]  
VSS [227]  
VSS [230]  
VSS [231]  
VSS [234]  
VSS [235]  
VSS [238]  
VSS [243]  
VSS [244]  
VSS [247]  
VSS [248]  
VSS [251]  
VSS [252]








Main Func = PCH






[20.27] SPKR <<<<  
[20] NR8\_BIT <<<<  
[18] GPP\_C2 <<<<  
[18] GPP\_C5 <<<<  
[18] SPL\_SI\_CPU <<<<

[20] GPP\_B23 <<<<  
[18] SPL\_WP\_CPU <<<<  
[18] SPL\_HOLD\_CPU <<<<  
[19] HDA\_SDO <<<<  
[3] GPP\_E6 <<<<  
[4] TBT\_LSK0\_RXD <<<<  
[4] TBT\_LSK1\_RXD <<<<




[17] GPD7 <<<<  
[21.61] CNV\_BR1\_DT\_R <<<<  
[21.61] CNV\_RGL\_DT <<<<  
[3] GPP\_H2 <<<<  
[4] GPP\_D10 <<<<  
[4] GPP\_D12 <<<<

Description	Top Swap Override	No Reboot	TLS Confi-dentiality	eSPI Disable	Reserved	DDP3 I2C/TBT LSX #2/ BSSB-LS #2 pins VCC configuration	DDP4 I2C/TBT LSX #3/ BSSB-LS #3 pins VCC configuration
GPIO	GPP_B14 / SPKR / TIME_SYNC1 / GSP10_CS#	GPP_B18	GPP_C2	GPP_C5	SPI0_MOSI	GPP_D10	GPP_D12
							
LOW	Disable (Default)	Disable (Default)	Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)	Enable eSPI. (Default)		DDP3 I2C/TBT LSX #2/BSSB_LS #2 pins at 1.8V	DDP4 I2C/TBT LSX #3/BSSB_LS #3 pins at 1.8V
HIGH	Enable	Enable	Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.	Disable eSPI.	This strap should sample HIGH.	DDP3 I2C/TBT LSX #2/BSSB_LS #2 pins at 3.3V	DDP4 I2C/TBT LSX #3/BSSB_LS #3 pins at 3.3V
	20 K± 30% internal pull-down.						

Description	CPUNSSC Clock Frequency	Reserved	Reserved	Flash Descriptor Security Override	Reserved	DDP1 I2C / TBT LSX #0 / BSSB-LS #0 pins VCC configuration	DDP2 I2C/TBT LSX #1/ BSSB-LS #1 pins VCC configuration
GPIO	GPP_B23 / SMLALERT# / PCHHOT# / GSP11_CS1#	SPI0_IO2	SPI0_IO3	GPP_R2 / HDA_SDO / I280_TXD / HDACPU_SDO	GPP_E6	GPP_E19 / DDP1_CTRLDATA / CNV_BT_IP_SELECT / BSSB_LS0_RX	GPP_E21 / DDP2_CTRLDATA / BSSB_LS1_TX
							
LOW	38.4 MHz clock (direct from crystal) (default)			Enable security measures defined in the Flash Descriptor. (Default)		1.8V	1.8V
HIGH	19.2 MHz clock (from internal divider)	This strap should sample HIGH	This strap should sample HIGH	Disable Flash Descriptor Security (override). This strap should only be asserted high using external Pull-up in manufacturing/debug environments ONLY.	This strap should sample HIGH.	3.3V	3.3V
	20 K± 30% internal pull-down.			20 K± 30% internal pull-down.			20 K± 30% internal pull-down.

Description	Reserved	Reserved	XTAL Frequency Selection	M.2 CNVi Mode Select	eSPI Flash Sharing Mode	ITP_PMODE
GPIO	ITP_PMODE	GPD7	GPP_F0 / CNV_BR1_DT / UART0_RT9#	GPP_F2 / CNV_RGI_DT / UART0_TXD	GPP_H2 / CNV_BT_I28_SDI/ MODEM_CLKREQ	
						
LOW		This strap should sample LOW.	38.4 MHz (default)	Integrated CNVi enabled.	Master Attached Flash Sharing (MAFS) is enabled. (Default)	Reserved
HIGH	This strap should sample high.		24MHz	Integrated CNVi disabled.	Slave Attached Flash Sharing (SAFS) is enabled.	Reserved
	20 K± 30% internal pull-up	20 K± 30% internal pull-down.	20 K± 30% internal pull-down.		20 K± 30% internal pull-down.	

<Core Design>








		High Speed I/O (HSIO) Lane Multiplexing in Ice Lake U PCH-LP															
Port Mapping	Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
		USB3.1 Gen1 / Gen2 x1	USB3.1 Gen1 / Gen2 x2	USB3.1 Gen1 / Gen2 x3	USB3.1 Gen1 / Gen2 x4	USB3.1 Gen1 / Gen2 x5	USB3.1 Gen1 / Gen2 x6	PCIe x7	PCIe x8	PCIe x9	PCIe x10	PCIe x11	PCIe x12	PCIe x13	PCIe x14	PCIe x15	PCIe x16
CY20	Mockingbird N	MB USB-A 3.1 Gen1	IO USB-A 3.1 Gen1	NC	USB Type-C	dGPU	WLAN	NC	M.2 SSD2	M.2 SSD1	NC	NC	NC	NC	NC	NC	NC
	Mockingbird V	MB USB-A 3.1 Gen1	IO USB-A 3.1 Gen1	NC	USB Type-C	dGPU	WLAN	LAN	M.2 SSD2	M.2 SSD1	NC	NC	NC	NC	NC	NC	NC
	Helicat 14	MB USB-A 3.1 Gen1	IO USB-A 3.1 Gen1	NC	USB Type-C	dGPU	WLAN	NC	NC	M.2 SSD1	NC	NC	NC	NC	NC	NC	NC
	Helicat 15	MB USB-A 3.1 Gen1	IO USB-A 3.1 Gen1	NC	USB Type-C	dGPU	WLAN	NC	NC	M.2 SSD1	NC	NC	NC	NC	NC	NC	NC







USB2.0 (10 Ports)															
USB2.0 #1	USB2.0 #2	USB2.0 #3	USB2.0 #4	USB2.0 #5	USB2.0 #6	USB2.0 #7	USB2.0 #8	USB2.0 #9	USB2.0 #10	USB2.0 #11	USB2.0 #12	USB2.0 #13	USB2.0 #14	USB2.0 #15	USB2.0 #16
NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC

DDI Ports Availability for U-Processor Lines						
DDI A [eDP]	DDI B [DP / HDMI]	TCP0 (DDI C) [DP / HDMI]	TCP1 (DDI D) [DP / HDMI]	TCP2 (DDI E) [DP / HDMI]	TCP3 (DDI F) [DP / HDMI]	
eDP	HDMI	Type-C DP	NC	NC	NC	NC
eDP	HDMI	Type-C DP	NC	NC	NC	NC
eDP	HDMI	Type-C DP	NC	NC	NC	NC
eDP	HDMI	Type-C DP	NC	NC	NC	NC

[40,54,55,51]	PM_SLP_S3#	<<<
[40,51,66]	PM_SLP_S4#	<<<
[40]	SIO_SLP_S0#	<<<
[17,24]	SYS_PWROK	>>>
[24]	SIO_PWRBTN#	>>>
[24,26]	IMVP_VR_ON	>>>
[18,64]	PM_RSMRST#	>>>
[44]	AC_IN#	>>>
[40]	CPU_C10_GATE#	>>>
[53]	SIO_SLP_SUS#	<<<



Main Func = PCH



```
[27] HDA_SDOUT_CODECD <<< _____
[27] HDA_SYNC_CODECD <<< _____
[27] HDA_BITCLK_CODECD <<< _____
[15] HDA_SDO <<< _____
[98] ME_FWP_SW <<< _____

[27] HDA_SDIN0_CPU <<< _____
```

[24,98]	ME_FWP	<<< —
[70]	FFS_INT2	<<< —
[25]	RTC_DET#	>>> —
[24,85]	DGPU_PWROK	>>> —
[24,85]	DGPU_PWR_EN	>>> —

[27,55]	DMIC_SDA_CODEC	<<<<	=====
[27,55]	DMIC_SCL_CODEC	<<<<	=====
[55]	DMIC_PCH_CLK_Q	<<<<	=====
[55]	DMIC_PCH_DATA_Q	<<<<	=====

```
[55]  DMIC_PCH_CLK_Q    <<< _____
[55]  DMIC_PCH_DATA_Q    <<< _____

[66]  SD_READ_MODE#      <<< _____
```



PROJECT_ID[3:2]	Project Type	11	Inspiron
		10	Vostro
		01	Latitude (Reserved)
		00	N/A
PROJECT_ID[1:0]	Project Series	11	3000 Series
		10	5000 Series
		01	7000 Series
		00	N/A

## <Core Design>




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	<b>CPU (HAD/I2S/SD/DMIC)</b>
-------	------------------------------

Size A3	Document Number <b>MOCKINGBIRD ICL</b>	Rev <b>SA</b>
------------	---	------------------

Date: Tuesday, September 17, 2019 Sheet 19 of 106

## Main Func = PCH



	NB_MODE	LID_CL_SIO_TAB#	
NB Mode	1	1	KB 可以動
Tablet Mode	don't care	0	KB 鎖住
Clam Shell Mode	0	1	KB 鎖住

**<Core Design>**



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

### **CPU (UART/I2C/ISH)**

Size

Document Number

**MOCKINGBIRD\_ICL**


Rev

Date: Tuesday, September 17, 2019

Sheet 20

106

# Main Func = PCH



<Core Design>




Title **CPU (CS/EMMC/CNVi)**

Size A3 Document Number **MOCKINGBIRD\_ICL** Rev SA

Date: Tuesday, September 17, 2019 Sheet 21 of 106



Main Func = PCH





# Main Func = SPI Flash

[18.24] SPL\_CS\_ROM\_N1 >>>  
[18.24] SPL\_CS\_ROM\_N0 >>>  
[18.24.91] SPL\_SO\_ROM <<<  
[18.24.91] SPL\_CLK\_ROM >>>  
[18.24.91] SPL\_SI\_ROM >>>  
[18.24] SPL\_HOLD\_ROM <<<  
[18.24] SPL\_WP\_ROM <<<

## Socket for 16M










Figure 6-85. SPI0 3-Load(2 Flash and 1 TPM) EC G3 Flash Flaring with Wire-OR Topology



# Main Func = RTC

[19] RTC\_DET# <<<  
[24] VCCDSW\_EN >>>  
[18.24] RTCRST\_ON >>>






<Core Design>

Main Func = Thermal Sensor

[18,24,79] SML0\_SMBDATA <<>>  
[18,24,79] SML0\_SMBCLK <<>>

[17,24] MIVP\_VR\_ON >>>>  
[40] PURE\_HW\_SHUTDOWN# <<<<


[24] PWM\_FAN1 >>>>  
[24] FAN\_TACH1 <<<<



TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125

PWM FAN1

Layout Note:  
Signal Routing Guideline:  
Trace width = 15mil



Main Func = Audio

[19] HDA\_SDIN0\_CPU <<< \_\_\_\_\_  
[19] HDA\_SDOUT\_CODEC >>> \_\_\_\_\_  
[19] HDA\_SYNC\_CODEC >>> \_\_\_\_\_  
[18] HDA\_BITCLK\_CODEC >>> \_\_\_\_\_




[29] AUD\_SPK\_R+ <<< \_\_\_\_\_  
[29] AUD\_SPK\_R- <<< \_\_\_\_\_  
[29] AUD\_SPK\_L+ <<< \_\_\_\_\_  
[29] AUD\_SPK\_L- <<< \_\_\_\_\_

[24] NB\_Mute# >>> \_\_\_\_\_  
[15,20] SPKR >>> \_\_\_\_\_  
[24] BEEP >>> \_\_\_\_\_  
[6] AUD\_SENSE >>> \_\_\_\_\_

[29] LINE1\_VREFO <<< \_\_\_\_\_  
[29] MIC2\_VREFO <<< \_\_\_\_\_  
[29] AUD\_HP1\_JACK\_L <<< \_\_\_\_\_  
[29] AUD\_HP1\_JACK\_R <<< \_\_\_\_\_  
[29] LINE1\_L >>> \_\_\_\_\_  
[29] LINE1\_R >>> \_\_\_\_\_

[29,66] AUD\_SLEEVE <<< \_\_\_\_\_  
[29,66] AUD\_RING <<< \_\_\_\_\_  
[55] DMIC\_SCL\_CODEC <<< \_\_\_\_\_  
[55] DMIC\_SDA\_CODEC <<< \_\_\_\_\_  
[81] 1D8V\_EN# >>> \_\_\_\_\_

Audio Codec Chip ALC3204




Main Func = Audio

[27] AUD\_SPK\_R+ >>> \_\_\_\_\_  
[27] AUD\_SPK\_R- >>> \_\_\_\_\_  
[27] AUD\_SPK\_L- >>> \_\_\_\_\_  
[27] AUD\_SPK\_L+ >>> \_\_\_\_\_

[20] SPK\_ID <<< \_\_\_\_\_


Layout Note:

Speaker trace width >40mil @ 2W4ohm speaker power



CONN Pin	Net name
Pin1	SPK_L+
Pin2	SPK_L-
Pin3	SPK_R-
Pin4	SPK_R+
Pin5	SPK_DET#
Pin6	GND

SPK\_ID 1: FG  
0: Veci




From Codec

[27] MIC2\_VREFO >>> \_\_\_\_\_  
[27,29,66] AUD\_RING <<< \_\_\_\_\_  
[27] AUD\_HP1\_JACK\_L >>> \_\_\_\_\_  
[27] LINE1\_L >>> \_\_\_\_\_  
[27] LINE1\_R >>> \_\_\_\_\_  
[27] AUD\_HP1\_JACK\_R >>> \_\_\_\_\_  
[27,29,66] AUD\_SLEEVE <<< \_\_\_\_\_  
[27] LINE1\_VREFO >>> \_\_\_\_\_


To IO Board

[27,29,66] AUD\_RING <<< \_\_\_\_\_  
[66] AUD\_HP1\_JACK\_L1 <<< \_\_\_\_\_  
[66] AUD\_HP1\_JACK\_R1 <<< \_\_\_\_\_  
[27,29,66] AUD\_SLEEVE <<< \_\_\_\_\_



Universal Jack (Moved to I/O Board)

Main Func = USB3.0 Port1



Main Func = USB3.0 Port2





[D4.4E] AC\_DIS >>>

[D4] PS\_ID <<<

[D4.4E] HH\_ACA(SN\_NB) <<<

[44.8E] +DC\_IN\_C <<<

[44.8E] +DC\_IN <<<




[24,44] PBAT\_CHG\_SMBCLK <<>>


[24,44] PBAT\_CHG\_SMBDAT <<>>







[24,44] PBAT\_PRES# <<>>

### Batt Connector



Placement: Close to Batt Connector





[illegible]

PROG-NO	RESISTANCE (k $\Omega$ )				DEFAULT SWITCHING FUNCTION	Autonomous charging	DEFAULT ACTUALS (mA)
	TYP	35	CELL	MAX			
	MIN						
8.45	0	1	733k $\Omega$	No	1	0.476	
14.7	1		1M $\Omega$	No	1.5		
21.0	1		1M $\Omega$	No	0.476		
28.0	1		733k $\Omega$	Yes	0.476		
35.7	1		733k $\Omega$	Yes	1.5		
43.2	2		733k $\Omega$	Yes	0.476		
52.3	3		733k $\Omega$	Yes	1.5		
61.9	1		1M $\Omega$	No	0.476		
62.5	1		1M $\Omega$	No	1.5		
93.1	1		733k $\Omega$	No	0.476		
105	3		733k $\Omega$	No	0.476		
118	1		733k $\Omega$	No	1.5		
133	1		1M $\Omega$	No	1.5		
147	1		1M $\Omega$	No	0.476		
162	2		733k $\Omega$	Yes	0.476		
178	1		733k $\Omega$	Yes	1.5		
196	4		733k $\Omega$	Yes	1.5		
215	1		733k $\Omega$	Yes	0.476		
231	1		1M $\Omega$	No	0.476		
267	1		733k $\Omega$	No	1.5		
297	1		733k $\Omega$	No	1.5		
316	1		733k $\Omega$	No	0.476		
348	1		733k $\Omega$	No	0.476		

SSID = PWR.Plane.Regulator\_5V

OFFPAGE-Signal



OFFPAGE-GAP




SSID = PWR.Plane.Regulator\_3D3V

OFFPAGE-Signal

OFFPAGE-GAP



# TPS51393 For 3D3V












Main Func = VCCIN

## OFFPAGE

[46] PWR\_VCORE\_UGATE1 >> PWR\_VCORE\_UGATE1  
[46] PWR\_VCORE\_PHASE1 >> PWR\_VCORE\_PHASE1  
[46] PWR\_VCORE\_LGATE1 >> PWR\_VCORE\_LGATE1

[46] PWR\_VCORE\_UGATE2 >> PWR\_VCORE\_UGATE2  
[46] PWR\_VCORE\_PHASE2 >> PWR\_VCORE\_PHASE2  
[46] PWR\_VCORE\_LGATE2 >> PWR\_VCORE\_LGATE2

[46] PWR\_VCORE\_ISEN2 << PWR\_VCORE\_ISEN2  
[46] PWR\_VCORE\_ISEN1 << PWR\_VCORE\_ISEN1  
[46] PWR\_VCORE\_ISUMP << PWR\_VCORE\_ISUMP  
[46] PWR\_VCORE\_ISUMN << PWR\_VCORE\_ISUMN




<Core Design>

<b>DELL</b> Wistron Corporation 21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.			
Title <b>POWER (95829_CPUCORE(2/3))</b>			
Size A2	Document Number <b>MOCKINGBIRD_ICL</b>	Rev <b>SA</b>	
Date: Tuesday, September 17, 2019 Sheet 47 of 108			




# Main Func = VCCIN\_AUX

## OFFPAGE

### VID




### VCCIN\_AUX SENSE







<Core Design>

<b>DELL</b> Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>RT6543A VCCIN_AUX</b>	
Size A2	Document Number
Date: Tuesday, September 17, 2019	Sheet 50 of 100
Rev SA	




OFFPAGE



OFFPAGE\_GAP



Main Func = 1D8V/1D2V



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **LCD&CAM&DMC&Touch**

Size B Document Number **MOCKINGBIRD ICL** Rev **SA**




Date: Tuesday, September 17, 2019 Sheet 53 of 106

Main Func = 1D05V


## OFFPAGE




## OFFPAGE-GAP




Main Func = LCD



INVERTER POWER





Hinge up cable protection




Main Func = Touch panel



MIC POWER CAMERA POWER SENSOR POWER TOUCH PANEL POWER



Main Func = CAMERA



Touch Panel


CCD & CAM

Sensor Board

Display



eDP

PANEL\_PWRGD CIRCUIT





Gen 10 LCD-BIST  
Check if 3v and 5v is power on before doing  
panel self-test. It's using for judge MB or panel  
damaged.

## SSID = HDMI Level Shifter/Connector




EMI Request:




# Main Func = WLAN


## PCIE




## PCIE\_CLK



## USB2.0







## Single end



## Debug

## Power EN (Madesimo)



<Core Design>




Title		
NGFF WLAN CONN		
Size	Document Number	Rev
A3	MOCKINGBIRD_ICL	SA
Date:	Tuesday, September 17, 2019	Sheet 61 of 106




Main Func = Power BTN

[24] KBC\_PWRBTN# <<< \_\_\_\_\_  
[66] KBC\_PWRBTN#\_R <<< \_\_\_\_\_

NONE FINGER PRINT 才會上件



Power button




Layout note:  
Q6401 place to bottom  
G6402 place to top

Main Func = Battery LED

Low activated from KBC GPIO


[24] LED\_MASK# >>> \_\_\_\_\_  
[24] CHG\_AMBER\_LED# >>> \_\_\_\_\_  
[24] BATT\_WHITE\_LED# >>> \_\_\_\_\_



Main Func = HDD LED


[20,24] MASK\_SATA\_LED# >>> \_\_\_\_\_  
[18] SATA\_LED# >>> \_\_\_\_\_  
[63] M2\_PCE\_LED# <<< \_\_\_\_\_  
[63] SATA\_LED#\_D <<< \_\_\_\_\_

SATA HDD LED  
LOW activated from PCH GPIO



Main Func = M-BIST

[17,18] PM\_RSMRST# >>> \_\_\_\_\_  
[24] M\_BIST >>> \_\_\_\_\_  
[24,44] HW\_ACAV\_IN >>> \_\_\_\_\_



M-BIST(Mainboard Built-In Self Test)Check if MB is damage while press power button. There is a LED will light up to indicate the MB is damage by

<Core Design>





Main Func = Debug


ESPI

[18,24] ESPI\_CLK >>> \_\_\_\_\_  
[18,24] ESPI\_RESET# >>> \_\_\_\_\_  
[18,24] ESPI\_CS# >>> \_\_\_\_\_


[18,24] ESPI\_IO[3..0] <<>> \_\_\_\_\_  
ESPI\_IO3 \_\_\_\_\_  
ESPI\_IO2 \_\_\_\_\_  
ESPI\_IO1 \_\_\_\_\_  
ESPI\_IO0 \_\_\_\_\_

UART

[24] HOST\_DEBUG\_TX >>> \_\_\_\_\_  
[20] UART\_2\_CTXD\_DRXD >>> \_\_\_\_\_  
[20] UART\_2\_CRXD\_DTXD <<< \_\_\_\_\_



<Core Design>


			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>Dubug connector</b>					
Size A4	Document Number <b>MOCKINGBIRD_ICL</b>				Rev <b>SA</b>
Date: Tuesday, September 17, 2019		Sheet 68		of 106	

```
SSID = User.interface
```

# Mantis Accelerometer for adaptive thermal and HDD protection

The slave address (SAD) associated to the **LNG2DM** is **010100xb**. The **SDO/SA0** pad can be used to modify the least significant bit of the device address. If the SA0 pad is connected to a voltage supply, LSB is '1' (address 0101001b) or if the SA0 pad is connected to ground, the LSB value is '0' (address 0101000b). This solution permits two different accelerometers to be connected and addressed to the same I<sup>2</sup>C lines.

## Free Fall Sensor + G Sensor



**Note:**

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

**Note:**





- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.


◀Core Design▶






## [72]







0508





Figure 11. GC6 2.1 High-Level Signal Connections Concept (w/o GPIO Swizzling)

**Note:** It is critical that the GPU's OVERT output be routed directly to the voltage regulator complex enable (EN) input so that the GPU can trigger a shutdown.







Table 6. PEX Core and IO Supply Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
N16 PEX_I0VD0 (N17 PEX_DVD0) Supply Rail						
GB2B-64, GB2C-64	1.0 $\mu$ F	X65	0402	1	1	Under GPU
	4.7 $\mu$ F	X65	0603	0	1	Under GPU
	4.7 $\mu$ F	X65	0603	0	2	Hear GPU
	10 $\mu$ F	X65	0805	0	2	Midway between GPU and Power Supply
	22 $\mu$ F	X65	0805	0	1	Midway between GPU and Power Supply
N16 PEX_I0VD0 (N17 PEX_HVD0) Supply Rail						
GB2B-64, GB2C-64	1.0 $\mu$ F	X65	0402	1	4	Under GPU
	4.7 $\mu$ F	X65	0603	1	2	Hear GPU
	10 $\mu$ F	X65	0805LP	1	2	Midway between GPU and Power Supply
	22 $\mu$ F	X65	0805LP	1	1	Midway between GPU and Power Supply

GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
PEX_PLL_HVDD Supply Rail						
GB2B-64, GR2C-64	0.1 $\mu$ F	X7R	0402	1	1	Near GPU

**POWER IC**










Main Func = dGPU





GPU-VRAM3,4 (2/4)			
Size	Document Number	Rev	
Custom	MOCKINGBIRD_ICL	SA	
Date:	Tuesday, September 17, 2019	Sheet 82 of	106

**PH on EE side**

1. Check EE side
2. Modify DAT

Connections shown:

- [76] VPGA\_CORE\_PSI to PWR\_VGA\_NVIDES\_PSI (PSI4-QP, QP3.2-QP)
- [76] VPGA\_CORE\_VSD to PWR\_VGA\_NVIDES\_VSD (PSI4-QP, QP3.2-QP)
- [76] VPGACORE\_VCD\_SENSE\_1 to PWR\_VGA\_NVIDES\_VSEN1 (PSI4-QP, QP3.2-QP)
- [76] VPGACORE\_GND\_SENSE\_1 to PWR\_VGA\_NVIDES\_VSEN1 (PSI4-QP, QP3.2-QP)
- [76] VPGA\_NVIDES\_PSI to PWR\_VGA\_NVIDES\_PSI (PSI4-QP, QP3.2-QP)


**Figure 8-8** CG6 2.1 Voltage Regulator's Complex Signal Connection

[illegible]

Figure 1 consists of two diagrams illustrating the proposed data distribution method. Both diagrams show a vertical stack of 10 nodes, each containing a 'PWR500S' label and a 'GAP-CLOSING-PWR-3-GAP' label. The nodes are connected by a central vertical line with horizontal branches. The top diagram is labeled 'TSR, DOWNTOUT, PWR, DOWNTOUT, DOWPWR' and the bottom diagram is labeled 'TSR, DOWNTOUT, PWR, DOWNTOUT, DOWPWR'. The diagrams show the flow of data from the top node to the bottom node, with the top node being the source and the bottom node being the destination. The flow is indicated by arrows and the labels 'TSR, DOWNTOUT, PWR, DOWNTOUT, DOWPWR' are placed at the top and bottom of each diagram.



VGA : N17S-G1  
EDP-Continuous : 30A  
EDP-Peak : 60.1A

Operation Phase Number	PSI Voltage Setting
1phase with DEM	0V to 0.4V
1phase with CCM	0.7V to 0.88V
2phase with DEM	1.08V to 1.35V
2phase with CCM	1.6V to 5.5V







## Main Func = UnusedParts



## Main Func = EMI Capacitors







## Main Func = RF Capacitors



# Main Func = TPM

[17,61,63,66,76] PLT\_RST# >>>—  
[18,24,25] SPI\_CLK\_ROM >>>—  
[18,24,25] SPI\_SI\_ROM >>>—  
[18,24,25] SPI\_SO\_ROM >>>—  
[18] TPM\_SPI\_IRQ# >>>—  
[20] TPM\_PIRQ# >>>—  
[18] SPI\_CS\_CPU\_N2 >>>—




Close to U2501

Table 6-88. SPI0 2-Load(1 Flash and 1 TPM) EC G3 Flash Sharing with Wire-OR Topology Routing Guidelines

Segment	Trace Type	Reference	Via Count	Max Length, mm	
				Segment	Total
B0/M7	MS/SL	VSS	1	12.7	152.4
M1/M6	MS/SL/DSL	VSS	1	76.2	
M2/M5	MS	VSS	0	25.4	
M3	MS	VSS	0	12.7	
M4	MS	VSS	0	25.4	

- Notes:**
- EC and PCH branch requirement: Delta between M1+M2 and M5+M6 shall not exceed 50.8mm (2inch).
  - R1 resistor should be stuffed with 0 ohm placeholder for 3.3V and 1.8V. To be placed on SPI0\_CLK, SPI0\_MISO, SPI0\_MOSI, SPI0\_IO2 and SPI0\_IO3.
  - R2 resistor should be stuffed with 33 ohm for 3.3V and 22 ohm for 1.8V. To be placed on SPI0\_CLK, SPI0\_MISO and SPI0\_MOSI. If topology uses two flash then R2 for SPI0\_IO2 and SPI0\_IO3 shall be same as MISO and MOSI recommendation.
  - R2 resistor should be stuffed with 75 ohm for 3.3V and 50 ohm for 1.8V. To be placed on SPI0\_IO2 and SPI0\_IO3, if topology uses 1 flash and 1 TPM. If TPM use this signal, R2 value shall follow MISO and MOSI recommendation.
  - R3 resistor should be stuffed with 33 ohm for 3.3V and 22 ohm for 1.8V. To be placed on SPI0\_CLK, SPI0\_MISO and SPI0\_MOSI. If topology uses two flash then R3 for SPI0\_IO2 and SPI0\_IO3 shall be same as MISO and MOSI recommendation.
  - R3 resistor should be stuffed with 22 ohm for 3.3V and 50 ohm for 1.8V. To be placed on SPI0\_CLK, SPI0\_MISO and SPI0\_MOSI. If topology uses 1 flash and 1 TPM. If TPM use these signals, R3 value shall follow MISO and MOSI recommendation.
  - If topology uses two flash, R4 resistor should be stuffed with 33 ohm for 3.3V and 22 ohm for 1.8V. To be placed on SPI0\_CLK, SPI0\_MISO, SPI0\_MOSI, SPI0\_IO2 and SPI0\_IO3. If TPM use SPI0\_IO2 and SPI0\_IO3, R4 value shall follow MISO and MOSI recommendation.
  - Minimum length for M1, M2, M4, M5 and M6: 12.7mm

## SPI0 2-Load(1 Flash and 1 Flash/1 TPM) EC G3 Flash Sharing with Wire-OR Topology



<Core Design>




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		INT IO (TPM)	
Size A3	Document Number	MOCKINGBIRD_ICL	Rev SA
Date:	Tuesday, September 17, 2019	Sheet 91	of 106


Main Func = Firmware SW

[19] ME\_FWP\_SW >>>  
[24] ME\_FWP <<<



	3	1
ME_FWP	LOW	HIGH
	Normal Operation (Default)	Override

[3] CPU\_JTAG\_TCK  
[3] CPU\_JTAG\_TDI  
[3] CPU\_JTAG\_TDO  
[3] CPU\_JTAG\_TMS  
[3] CPU\_JTAG\_TRST#  
[3] PCH\_JTAG\_TCK  
[3] CPU\_JTAG\_PRDY#  
[3] CPU\_JTAG\_PREQ#  
[3,15] DBG\_PMODE



<Core Design>




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Debug (XDP debug)**

Size A4	Document Number <b>MOCKINGBIRD_ICL</b>	Rev <b>SA</b>
------------	---	------------------

Date: Tuesday, September 17, 2019 Sheet 99 of 106

CLK Block Diagram





		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>Change History</i></b>			
Size A3	Document Number <b>MOCKINGBIRD_ICL</b>	Rev <b>SA</b>	
Date: Tuesday, September 17, 2019		Sheet 101	of 106


Figure 12-19.WHL-U Timing Diagram for G3 to S0/M0 [Non-Deep Sx Platform]




For DDR4 power sequence




KBL-U/Y Timing Diagram for G3 to S0/M0 [Non Deep Sx Platform]




NV N17S GPU Power Down sequence




NV N17S GPU Power ON sequence




Tulip Skylake POWER UP SEQUENCE DIAGRAM (NON Deep Sx Platform)






# PCH SMBus Block Diagram




# KBC SMBus Block Diagram



<Core Design>

# Thermal Block Diagram



# Audio Block Diagram

